PLL Design Parameters

Fref = 156 MHz      -- Reference frequency
Kdet = 88.3 uA      -- Gain of phase detector (Imax)
Kvco = 9.07 GHz/V   -- Gain of VCO
N = 128             -- Divide ratio
Fout = N*Fref "Hz"  -- Output Frequency
